A digital logic architecture that does not use a central timing clock to synchronize all the circuits in a chip. Called "asynchronous logic," such an architecture eliminates approximately 15% of the chip's circuits and 20% of its power requirement. See
clock.