A method for testing chips on the printed circuit board by building the chip with additional input and output pins that are used only for test purposes. Full scan methods test all the registers on the chip. Partial scan tests some of them, and boundary scan tests only the input/output cells. JTAG is the IEEE standard for boundary scan. See also
scan rate.